Senior ASIC Physical Design Engineer - High Performance Designs

Company: NVIDIA Corporation
Location: Santa Clara
Posted on: January 26, 2025

Job Description:

Senior ASIC Physical Design Engineer - High Performance DesignsApply locations: US, CA, Santa Clara; US, TX, Austin; US, OR, HillsboroTime type: Full timePosted on: Posted 30+ Days AgoJob requisition id: JR1987645NVIDIA has continuously reinvented itself over two decades. Our invention of the GPU in 1999 sparked the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel computing. More recently, GPU deep learning ignited modern AI - the next era of computing. NVIDIA is a "learning machine" that constantly evolves by adapting to new opportunities which are hard to solve, that only we can pursue, and that matter to the world. This is our life's work, to amplify human inventiveness and intelligence.We are now looking for a motivated ASIC Physical Design Engineer to join our dynamic and growing team. If you want to challenge yourself and be a part of something great, join us today!What you'll be doing:

• Drive next generation physical design work to achieve best in class PPA for high-performance designs, e.g. Nvidia's CPUs and GPUs.
• Explore design space, create optimum floorplan, drive synthesis, physical implementation, and timing closure by understanding arch/logic as well as dataflow and exhibiting craftsmanship.
• Work in a cross-functional environment interacting with multiple teams, including Architecture and RTL team, to solve complex design problems as well as build new methodologies and flows.What we need to see:
• BS (or equivalent experience) in Electrical or Computer Engineering with 5+ years experience or MS (or equivalent experience) with 2+ years experience in physical design and implementation.
• Hands-on experience in physical synthesis, floor planning, P&R, and timing closure of high-performance designs with a focus on improving PPA (Performance, Power, Area).
• Good understanding of hardware architecture and RTL/logic design for timing closure, specifically experience in critical timing path planning and crafting.
• Expertise and hands-on knowledge of industry standard EDA tools for Synthesis, P&R and Timing.
• Knowledge of deep sub-micron process nodes and hands-on experience in modeling and converging high-performance designs in these nodes.Ways to stand out from the crowd:
• Background in high-performance designs, such as CPUs, GPUs or Large Cache design implementation and timing convergence.
• Understanding of high-performance design issues (timing, power, area, congestions, etc.) and methods/techniques to address those.
• Understanding of high-speed clock distribution and planning as well as impact of DFT logic in timing convergence.
• Knowledge of circuits and SPICE, as well as experience in methodology and/or flow development and automation.NVIDIA is widely considered to be the leader of AI computing, and one of the technology world's most desirable employers. We have some of the most forward-thinking and hardworking people in the world working for us. If you're creative and autonomous, we want to hear from you.The base salary range is 128,000 USD - 258,750 USD. Your base salary will be determined based on your location, experience, and the pay of employees in similar positions.You will also be eligible for equity and benefits. NVIDIA accepts applications on an ongoing basis.NVIDIA is committed to fostering a diverse work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.
  #J-18808-Ljbffr

Keywords: NVIDIA Corporation, Rancho Cordova , Senior ASIC Physical Design Engineer - High Performance Designs, Engineering , Santa Clara, California